
12
Integrated
Circuit
Systems, Inc.
ICS932S431A
Datasheet
1426A—11/12/09
SMBus Table: Output Enable Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
SRCCLK7 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 6
SRCCLK6 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 5
SRCCLK5 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 4
SRCCLK4 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 3
SRCCLK3 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 2
SRCCLK2 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 1
SRCCLK1 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 0
SRCCLK0 Enable
Output Enable
RW
Disable-Hi-Z
Enable
1
SMBus Table: Output Enable Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
REF1 Enable
Output Enable
RW
Disable-Low
Enable
1
Bit 6
REF0 Enable
Output Enable
RW
Disable-Low
Enable
1
Bit 5
CPUCLK3
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 4
CPUCLK2
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 3
0
Bit 2
CPUCLK1
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 1
CPUCLK0
Output Enable
RW
Disable-Hi-Z
Enable
1
Bit 0
Spread Spectrum Enable (CPU
outputs only)
Spread Off/On
RW
Spread Off
Spread On
0
SMBus Table: Output Enable Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
PCICLK3
Output Enable
RW
Disable-Low
Enable
1
Bit 6
PCICLK2
Output Enable
RW
Disable-Low
Enable
1
Bit 5
PCICLK1
Output Enable
RW
Disable-Low
Enable
1
Bit 4
PCICLK0
Output Enable
RW
Disable-Low
Enable
1
Bit 3
PCICLK_F2 Enable
Output Enable
RW
Disable-Low
Enable
1
Bit 2
PCICLK_F1 Enable
Output Enable
RW
Disable-Low
Enable
1
Bit 1
PCICLK_F0 Enable
Output Enable
RW
Disable-Low
Enable
1
Bit 0
48MHz Enable
Output Enable
RW
Disable-Low
Enable
1
SMBus Table: Stop Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
PCICLK_F2 Stop En
RW
Free-Running
Stoppable
1
Bit 6
PCICLK_F1 Stop En
RW
Free-Running
Stoppable
1
Bit 5
PCICLK_F0 Stop En
RW
Free-Running
Stoppable
1
Bit 4
SRCCLK4 Stop En
RW
Free-Running
Stoppable
1
Bit 3
SRCCLK3 Stop En
RW
Free-Running
Stoppable
1
Bit 2
SRCCLK2 Stop En
RW
Free-Running
Stoppable
1
Bit 1
SRCCLK1 Stop En
RW
Free-Running
Stoppable
1
Bit 0
SRCCLK0 Stop En
RW
Free-Running
Stoppable
1
RESERVED
Byte 3
10
9
11
13
3
11
42,43
10
26,27
9
23,24
21,22
Free-Running Control,
Default: not affected by
PCI/SRC_STOP
(Byte 4, bit 5)
16,17
18,19
21,22
23,24
4
CPU
Byte 2
Byte 0
NA
26,27
NA
Byte 1
55
39,40
18,19
54
36,37
16,17
45,46
6
5